The ultra thin body (UTB) SOI architecture offers a promising option to extend MOSFET scaling. However, intrinsic parameter fluctuations still remain one of the major challenges for the ultimate scaling and integration of UTB-SOI MOSFETs. In this paper, using 3D statistical numerical simulations, we investigate the impact of random discrete dopants, body thickness variations and line edge roughness on the magnitude of intrinsic parameter fluctuations in UTB-SOI MOSFETs. The sources of intrinsic parameter fluctuations, which can be separated in simulation, will occur simultaneously within a single MOSFET. To understand the impact of these sources of fluctuation in an actual device, simulations with all sources of intrinsic parameter fluctuations acting in combination have also been performed.
Introduction
With the progressive scaling of conventional MOSFETs to nanometre dimensions, variations in transistor characteristics due to random discrete dopants, interface roughness and line edge roughness start to adversely affect the yield and functionality of circuits constructed from them [1, 2] . Due to the scaling limitations of the conventional MOSFETs, novel device architectures, such as UTB-SOI and multi-gate MOSFETs, that are also more resistant to some of the sources of intrinsic parameter fluctuations, are anticipated to play an increasingly important role before the end of the current ITRS [3] roadmap.
UTB-SOI transistors with virtually undoped channels have superior electrostatic integrity and better performance compared with bulk MOSFETs. Working UTB-SOI MOSFETs with a channel length of 6 nm [4] and body thickness down to 3 nm [5] have already been successfully demonstrated. The optimal scaling of the UTB-SOI MOSFETs to such dimensions, however, requires a body thickness in the range of nanometres. At such dimensions, local variations in body thickness, geometry variations, due to line edge roughness and discrete random doping in the source-drain regions, will have a dramatic impact on their characteristic. While UTB devices offer a potential solution to ultimate MOSFET scaling, obtaining reliable initial estimates for the magnitude of their corresponding intrinsic parameter fluctuations becomes extremely important. This work presents a systematic analysis of the intrinsic parameter fluctuations (IPF) in ultimate UTB-SOI MOSFETs using 3D Drift Diffusion 'atomistic' simulations [6] . The UTB-SOI MOSFETs are designed to closely match the requirements of the ITRS [3] for high-performance devices in the 25, 20 and 14 nm technology generation, which correspond to 10, 7.5 and 5 nm channel length devices, respectively.
Simulation methodology
The idealised generic structure of the simulated undoped square channel UTB-SOI MOSFETs is illustrated in Fig. 1 . Transistors with channel lengths of 10, 7.5 and 5 nm have been studied. The corresponding equivalent oxide thicknesses are 0.67, 0.5 and 0.33 nm, respectively and associated body thicknesses are 2.5, 2.25 and 2 nm. The doping concentration in the source-drain regions is 2 · 10 20 cm
À3
and the threshold voltage was adjusted by a suitable choice of the gate work function (approximately 4.6 eV in each case). The simulations have been carried out with the 3D Glasgow 'atomistic' drift diffusion simulator [6] . It includes density gradient quantum corrections and can include random discrete dopants (RDD), body thickness variation (BTV) and line edge roughness (LER) as sources of intrinsic parameter fluctuations. The simulation of intrinsic parameter fluctuations shifts the paradigm of traditional device simulation in the statistical domain. In the presence of atomic variations from device to device. It becomes necessary to simulate a statistically significant sample of devices in order to characterize all macroscopically similar but microscopically different devices. An ensemble of 200 macroscopically identical, but microscopically different devices were simulated for each channel length and each source of intrinsic parameter fluctuation individually and in combination to capture statistical variation in the device parameters. At this stage the simulations only capture fluctuations induced by the electrostatics and quantum confinement effect, and do not include mobility variations, or tunnelling through the gate oxide which may be significant for very thin gate insulators.
Random discrete dopants (RDD)
One of the major advantage of the UTB-SOI devices is the tolerance to very low doping concentrations in the channel. However, unavoidable random discrete dopants in the source-drain regions result in nanometer scale variations of the effective channel length. Variation of the source-drain access resistance due to statistical fluctuation in the number and position of dopant atoms in these same regions may also contribute to the variations of drive current.
The most realistic way to introduce the microscopic source-drain doping distributions into the atomistic simulations in an attempt to capture the physics of these processes would be to use the output from an atomic scale process simulator [7, 8] . However, here we apply a simpler approach, randomly placing the individual discrete dopants in the source-drain regions of the 3D device simulation domain using a rejection technique based on the continuous doping profiles [6] .
A typical potential distribution obtained from RDD simulation of a 10 nm UTB-SOI MOSFET is illustrated in Fig. 2a . The heavily doped source and drain regions are clearly visible in the potential landscape. Strong potential fluctuations at the source-drain and channel interface associated with the discrete dopants placed on average 1-2 nm apart can be observed. The equi-concentration contour in Fig. 2b highlights the basic features of the discrete dopants in the source-drain region. The discrete dopants make the concept of a metallurgical junction obsolete, introducing variation of the effective channel length across the width of each simulated UTB-SOI MOSFET. Although the fluctuations in a conventional bulk MOSFET parameters are dominated by the randomness of dopants in the middle of the channel region [9] , atomistic doping in the source and drain of UTB-SOI will introduce variations in the effective channel length, even for a perfectly defined gate pattern. 
Body thickness variation (BTV)
It has been experimentally demonstrated [10] that when silicon body thickness is reduced below 4 nm, slight (even single atomic layer) thickness variation have a significant impact on the threshold voltage and carrier mobility of UTB-SOI MOSFETs. At such thickness, the atomic scale roughness of the top and bottom Si/SiO 2 interfaces, that is on the scale of ±1 atomic layer (%0.3 nm) will introduce appreciable variation in the silicon body thickness. Quantum confinement effects that change the position of the electron ground state associated with the body thickness variations and push the inversion layer away from the rough interface, smoothing the spatial inversion charge variations compared to classical simulations [11, 12] have to be taken properly into account.
The simulator introduce body thickness variations between the top and bottom interfaces using statistically generated interface roughness patterns. The generation is done by employing Fourier synthesis techniques described in [6] using specified rms amplitudes, (D) and correlation lengths (K). In the simulations for body thickness variation, a correlation length of 1.8 nm has been used to generate the random interface pattern. The corresponding random surfaces were inter-digitised to produce 0.28 nm atomic steps that corresponds to one Si inter-atomic layer.
In this work the IPF simulations only capture fluctuations induced by the electrostatics and quantum effects, and do not include variations in interface and quantum confinement scattering, non-equilibrium transport effects and tunnelling through the gate oxide, which may play a significant role in the next generation MOSFETs. Typical potential and carrier concentration distributions at the interface obtained in the simulation of a 10 · 10 nm UTB-SOI MOSFET in the presence of BTV are illustrated in Fig. 3 . The potential fluctuations associated with the body thickness variations are visible in Fig. 3a . The variation in carrier concentration near the top and bottom interface due to the surface roughness is clearly depicted in Fig. 3b. 
Line edge roughness (LER)
The contribution of line edge roughness in the gate pattern definition to leakage current and variability has been significantly increased with the MOSFETs scaling. In this work the line edge roughness is introduced using statistically generated gate edges. The random rough line determining the gate edge is generated using Fourier synthesis techniques based on the power spectrum of a Gaussian auto correlation function using a specified rms amplitudes and correlation lengths [6] . In the presented line edge roughness simulations, the random gate edges were simulated using rms amplitudes of 0.2, 0.14 and 0.12 nm for the 10, 7.5 and 5 nm channel length UTB-SOI MOSFETs, respectively. These values correspond to the requirements of the ITRS [3] . The other parameter needed to characterize the gate LER is the correlation length. In contrast with the numerous values of rms amplitude published in the literature for different lithography processes, significantly less information is available about the corresponding correlation length [13] , which is reported to vary between 10 and 50 nm. For LER simulations presented he, the correlation length is assumed to be 30 nm. The potential and carrier concentration distributions for a 10 · 10 nm UTB-SOI MOSFET with randomly generated gate edges using D = 3 nm and K = 30 nm are illustrated in Fig. 4 . The Each microscopically different UTB-SOI MOSFET has different characteristics due to random discrete dopants, body thickness variations and gate line edge roughness. Each source of IPF has a marked effect in the subthreshold regime leading to current fluctuations with large magnitude, but has a relatively smaller impact on the on-current. The spread in the subthreshold characteristics due to RDD is largest compared to the BTV and LER cases.
The difference between the average current obtained from the statistical simulation of different sources of IPF and the current obtained from a continuously doped uniform device for each of the simulated UTB-SOI MOSFETs is depicted in Fig. 6 . This comparison is important because continuously doped devices are still the basis of TCAD simulation in device design. In all cases, we observe an increase in the average current compared to the continuously doped uniform device. The difference between the average current and the current from the continuously doped uniform device is reduced with increasing gate voltage.
RDD is the dominant source of IPF for the 10, 7.5 and 5 nm UTB-SOI MOSFETs. Below threshold voltage, random discrete dopants result in an approximately 60% increase of average 'atomistic' current compared to the continuously doped devices. This is caused by the stochastic shortening of the physical channel length and results in an overall reduction of the threshold voltage. Above threshold, the series resistance of the source and drain becomes larger compared to the channel resistance resulting in a relative reduction in the percentage difference of the average 'atomistic' current and the current of a continuously doped device.
BTV in UTB-SOI MOSFETs also result in an average increase of the leakage current. This is due to local areas that have a reduced gate oxide thickness and increased gate contact which increase the amount of leakage current. Below threshold, there is approximately 40% 'atomistic' current increase for the 10 nm and further increase of approximately 45% for the 7.5 nm and 5 nm channel length devices. Above threshold, the variations of the body thickness have a less pronounced effect on the device characteristics due to the well developed inversion layer throughout the device. In the case of LER assuming that the ITRS requirements will be met, the spread in characteristics is smaller compared to the case of random discrete dopants and body thickness variation. Below threshold, there is approximately 30% 'atomistic' current increase for the 10 nm devices and approximately 35% and 40% 'atomistic' current increase for the 7.5 and 5 nm channel length devices, respectively. Although LER also causes shortening of the physical channel length similar to the case of random discrete dopants, the magnitude of difference is smaller as the rms amplitude are also reduced according to the ITRS requirement. Similar to the case of body thickness variation, the effect of LER become less pronounced above threshold.
The impact of the three sources of IPF occurring simultaneously in the simulations are also shown in Fig. 6 . As expected, the overall effects of these sources of IPF are worse than each individual source of IPF. Below threshold, the combined sources of IPF (RDD + BTV + LER) cause an approximately 70% 'atomistic' current increase for the 10 nm devices. As illustrated in Figs. 6b and c the reduction of average current further increases to 75% and 90% for the 7.5 and 5 nm UTB-SOI MOSFETs respectively for combined sources of IPF.
Threshold voltage
Threshold voltage, V T , is an important parameter in MOSFET design. In concert with the subthreshold slope it determines the off-state leakage current. A well defined, steady and stable threshold voltage is crucially important for analogue and digital circuits, i.e., less variation of V T is highly desirable. Therefore, it is important to keep V T within an acceptable degree of tolerance in order to deliver a reliable integrated circuit and properly working systems. However in real nano-scale MOSFETs, intrinsic parameter fluctuations introduce V T fluctuations, which increase significantly as the gate length decreases. Fig. 7 illustrates the shift of the average threshold voltage from 'atomistic' simulation compared with threshold voltage of a continuously doped uniform device as a function of channel length. The reduction in the IPF induces average threshold voltage increases with the reduction in the channel length for all sources of IPF. In the case of overall sources of IPF, the average threshold voltage for 10 nm UTB-SOI MOSFETs are reduced by 66 mV, while 7.5 and 5 nm devices have a V T reduction of 70 and 75 mV respectively. The results, along with the effects of each single source of fluctuations is shown in detail in Fig. 7 .
In the case of the continuously doped uniform 10 nm UTB-SOI MOSFET the threshold voltage from the simulations was 294 mV. However, the RDD caused 68 mV threshold voltage reduction, while BTV and LER caused about 95 mV reduction in threshold voltage. The 'atomistic' simulation cause a much larger V T reduction for the 5 nm channel length device at 79, 110 and 117 mV for the case of RDD, BTV and LER, respectively. The combined effect of three statistically independent variables on the standard deviation is given by the relationship r 1þ2þ3 ¼ ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi ffi
. Table 1 compares the standard deviation in the threshold voltage (rV T ) from their addition as statistically independent entities in comparison with a simulation combining all three sources of intrinsic parameter fluctuations, for the set of UTB-SOI MOSFETs investigated. The calculated standard deviations from individual source of IPF are very close to the value obtained from the simultaneous simulation of the three fluctuation sources. This provides some evidence that these source of fluctuations are uncorrelated.
Conclusions
We have shown that next generation UTB-SOI MOSFETs are affected by different sources of intrinsic parameter fluctuations, which can become a major factor in limiting further scaling and integration. As expected, the combined sources of IPF cause the worst fluctuations, compared with each individual source of IPF. Random discrete dopants in the source-drain region of UTB-SOI MOSFETs are the dominant source of intrinsic parameter fluctuations. However for the line edge roughness and body thickness variations, the geometry and scale of the devices will dictate which of these two sources of fluctuations dominates and it is therefore important to investigate each source individually, and in combination with others to obtain the full picture.
Even ignoring the clear fabrication challenges and transport limitations which may effect nanoscale UTB-SOI MOSFETs, from the perspective of intrinsic parameter fluctuations, scaling to channel lengths of 10 nm and below will be extremely difficult. With random dopants in the source-drain regions acting as a major source of IPF, a transition to Schottky source-drain devices may be a necessary viable alternative. Calculated rV T from the individual sources of intrinsic parameter fluctuations are also included.
